EXHIBIT 028

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹	
6. Method of communication service mapping in an integrated circuit, having a plurality of processing modules (M, S),	Without conceding that the preamble of claim 6 of the '052 Patent is limiting, the Lenovo IdeaP. Duet 3 Chromebook (hereinafter, the "Lenovo product") performs a method of communication service mapping in an integrated circuit, having a plurality of processing modules (M, S), either literally or under the doctrine of equivalents. The Lenovo product includes an integrated circuit. For example, the Lenovo product includes Qualcomm Snapdragon 7c Gen 2 Compute Platform system on chip (hereinafter, the "Snapdragon").	
	Lenovo IdeaPad Duet 3 Chromebook Featuring a Snapdragon 7c Gen 2 Compute Platform	
	The Lenovo IdeaPad® Duet 3 Chromebook is the ideal work and play device for the hyper-mobile user looking for superior experience with the larger 11" 2K near-borderless display. Faster connectivity options, all-day battery life, and the more powerful, fanless and efficient performance of the Snapdragon® 7c Gen 2 platform gets things done while on the go. Work on the detachable keyboard or take notes and sketch with the optional Lenovo USI Pen 2.	
	1 2 3 4 Learn More	


¹ The Lenovo product is charted as a representative product made used, sold, offered for sale, and/or imported by Lenovo. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	https://www.qualcomm.com/products/application/mobile-computing/laptop-device-
	finder/lenovo-ideapad-duet-3-chromebook
	The Snapdragon SoC comprises a plurality of processing modules (M, S), for example Qualcomm
	Adreno GPU; Octa-core Qualcomm Kryo 468 CPU; and Qualcomm Hexagon 692 DSP:


'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹				
	Qualcomm® Snapdragon™ 7c Gen 2 Com	Qualcomm snapdragon			
	Specifications & Features	No. 1	Heliah Tarkarlara Orahaman		
	CPU CPU Clock Speed: Up to 2.55 GHz CPU Cores: Octa-core Qualcomm* Kryo** 468 CPU CPU Architecture: 64-bit Process	Video Video Playback: Up to 4K HDR10 Codec Support: H.265 (HEVC), H.264 (AVC), VP9 Video Software: Motion Compensated Temporal Filtering (MCTF)	 Uplink Technology: Qualcomm* Snapdragon" Upload+ Uplink Carrier Aggregation: 2x20 MHz carrier aggregation Uplink QAM: Up to 64-QAM LTE Speed LTE Peak Download Speed: 600 Mbps 		
	Process Technology: 8 nm OS Support	Max On-Device Display: QXGA @ 60Hz, FHD @ 60Hz	• Wi-Fi Standards: 802.11ac Wave 2,		
	Supports Windows 10 and Windows 11 Chrome OS	 Max External Display: QHD @ 60Hz Display Pixels: 2560x1440, 2048x1536 	802.11a/b/g, 802.11nWi-Fi Spectral Bands: 24 GHz, 5 GHzMIMO Configuration: 2x2 (2-stream)		
	Memory	General Audio	Qualcomm® FastConnect® Subsystem		
	Memory Type: 2 x 16-bit, LPDDR4x-4266 Storage	 Qualcomm Aqstic technology: Qualcomm Aqstic" audio codec, Qualcomm Aqstic smart speaker amplifier 	• Bluetooth 5.0		
	UFS: eMMC 5.1; UFS 2.1	 Qualcomm* aptX** audio playback support: aptX, aptX HD 	GPS Location		
	Visual Subsystem	Audio Playback	Satellite Systems Support: NavIC, BeiDou,		
	• GPU: Qualcomm* Adreno** GPU	PCM, Playback: Up to 384kHz/32bit	Galileo, GLONASS, GPS, QZSS, SBAS		
	Camera	Additional Playback Features: Native DSD	Security		
	Image Signal Processor: Qualcomm Spectra" 255 image signal processor, 14-bit	support Qualcomm® Al Engine	Qualcomm* Processor Security Qualcomm* Content Protection M6 First Security WPA2		
	 Dual Camera, ZSL, 30fps: Up to 16 MP 	AIE CPU: Octa-core Kryo 468 CPU	Wi-Fi Security: WPA3		

2 Patent Claim	Lenovo Product Including Sna	Additional Playback Features: Native DSD support	Confermed Deceases Security
	 Image Signal Processor: Qualcomm Spectra" 255 image signal processor, 14-bit 	Qualcomm* Al Engine	 Qualcomm* Processor Security Qualcomm* Content Protection
	 Dual Camera, ZSL, 30fps: Up to 16 MP 	AIE CPU: Octa-core Kryo 468 CPU	Wi-Fi Security: WPA3
	 Single Camera, ZSL, 30fps: Up to 32 MP 	AIE GPU: Adreno GPU	
	 Camera Features: Multi-frame Noise Reduction (MFNR) 	AIE DSP: Qualcomm* Hexagon* 692 DSP	
	 Video Capture Features: Rec. 2020 color 	Cellular Modem	
	gamut video capture, Up to 10-bit color depth video capture	Modern Name: Snapdragon XI5 LTE modern LTE Category	
	CAMERA FEATURES	 Downlink LTE Category: LTE Category 12 	
	 Advanced DPD, WPA3 	 Uplink LTE Category: LTE Category 13 	
	Multi-Frame Noise Reduction (MFNR) and	 LTE Downlink Features 	
	Multi-Frame Super Resolution (MFSR)	Downlink Carrier Aggregation: 3x20 MHz	
	Forward-looking Electronic Image Stabilization (EIS)	carrier aggregation	
	Motion Compensated Temporal filtering	 Downlink LTE MIMO: Up to 4x4 MIMO on two carriers 	
	(MCTF) for noise-free video capture up to UHD (4K) at 30 FPS	 Downlink QAM: Up to 256-QAM, Up to 64-QAM 	
	Four MIPI CSI PHYs (DPHY 1.2 / CPHY 1.2)	LTE Uplink Features	
	assets/documents/prod_brief_o The Snapdragon SoC included i	content/dam/qcomm-martech/cqcom_sd7c_gen2.pdf in the Lenovo product utilizes Arer a derivative thereof, (collectively	teris network on chip
	communication service mappin	g:	-



'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	Certain Arteris Technology Assets Acquired
	by Kurt Shuler , on October 31, 2013
	Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP
	SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Qualcomm Technologies, Inc. ("Qualcomm"), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.
	≦ Arteris NoC technology has been and will continue to be a key enabler for
	creating larger and more complex chips in a shorter amount of time at a
	lower cost. This acquisition of our technology assets represents a validation
	of the value of Arteris' Network-on-Chip interconnect IP technology.
	ARTERIS
	K. Charles Janac, President and CEO, Arteris
	https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31; https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team
	The Arteris NoC performs communication service mapping in the Snapdragon SoC included in the Lenovo product.
	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
one	one communication thread or at least one address range, said address range for identifying one or
communication	more second processing modules (S) or a memory region within said one or more second
service to at least	processing modules (S), either literally or under the doctrine of equivalents.
one second	
processing module	For example, the Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product
(S) based on	uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB,
specific	APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions
communication	require the following two-step transfers," including "[a] master send[ing] request packets" and
properties and at	"the slave return[ing] response packets":
least one	
communication	11.3.1.1 Transaction Layer
service	
identification,	The transaction layer is compatible with bus-based transaction protocols used
wherein said at	for on-chip communications. It is implemented in NIUs, which are at the
least one	boundary of the NoC, and translates between third-party and NTTP proto-
communication	cols. Most transactions require the following two-step transfers:
service	
identification	A master sends request packets.
comprises at least	* *
one	 Then, the slave returns response packets.
communication	
thread or at least	As shown in Figure 11.1, requests from an initiator are sent through the master
one address range,	NIU's transmit port, Tx, to the NoC request network, where they are routed to
said address range	the corresponding slave NIU. Slave NIUs, upon reception of request packets
for identifying one	
or more second	
processing	
modules (S) or a	
memory region	

Case 2:22-cv-00481-JRG Document 1-28 Filed 12/19/22 Page 11 of 44 PageID #: 1302

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
within said one or more second processing modules (S),	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹	
	11.3.1.2 Transport Layer	
The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.		
	<i>Id.</i> at 313.	
	As yet a further illustration, packets in the Arteris NoC are "delivered as words that are sent along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which include "the current priority of the packet used to define preferred traffic class (or Quality of Service)" and "[f]low control":	

"Integrated circuit and method of communication service mapping"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:

- Data—Data word of the width specified at design-time.
- Frm—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

Case 2:22-cv-00481-JRG Document 1-28 Filed 12/19/22 Page 15 of 44 PageID #: 1306

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹			
	<i>Id.</i> at 313-314.			
	As a further example, the packets sent in the Arteris NoC are "composed of cells that are organized into fields, with each field carrying specific information," including "Pres," "Slave address" and "Slave offset":			
	Field	Size	Function	
	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses	
	MstAddr	User Defined	Master address	
	SlvAddr	User Defined	Slave address	
	SlvOfs	User Defined	Slave offset	
	Len	User Defined	Payload length	
	Tag	User Defined	Tag	
	Prs	User defined (0 to 2)	Pressure	
	BE	0 or 4 bits	Byte enables	
	CE	1 bit	Cell error	
	Data	32 bits	Packet payload	
	Info	User Defined	Information about services supported by the NoC	
	Err	1 bit	Error bit	

Case 2:22-cv-00481-JRG Document 1-28 Filed 12/19/22 Page 16 of 44 PageID #: 1307


U.S. Patent No. 7,594,052 (Radulescu & Goossens)


'052 Patent Claim	Lenovo Prod	uct Including Sn	apdragon System on Chip ¹
	StartOfs	2 bits	Start offset
	StopOfs	2 bits	Stop offset
	WrpSize	4 bits	Wrap size
	Rsv	Variable	Reserved
	CtlId	4 bits/3 bits	Control identifier, for control packets only
	CtlInfo	Variable	Control information, for control packets only
	EvtId	User defined	Event identifier, for event packets only
	35	29 28	25 24 15 14 5 4 3 0
	Header Necker	Info Tag Err	Len Master Address Slave Address Prs Opcode Slave offset StartOfs StopOfs
	Data BE		BE Data Byte BE Data Byte BE Data Byte
	Data BE	Data Byte	BE Data Byte BE Data Byte Data Byte
		32 31 30	27 26 20 19 14 13 5 4 3 0
	Header	Rsv Len	Info Tag Master Address Prs Opcode
	Data	CE	Data
	Data	CE	Data
	FIGURE 11	2	
		et structure.	
	1111 pack	et bir detaile.	
	Networks-On	-Chips Theory a	nd Practice, https://vdoc.pub/download/networks-on-chips-
		-	d-multi-core-systems-6f26qivv11f0, at 313, 314-315.
			· · · · · · · · · · · · · · · · · · ·

Case 2:22-cv-00481-JRG Document 1-28 Filed 12/19/22 Page 17 of 44 PageID #: 1308

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	As further illustration, "[f]or the AHB target NIU, the AHB address space is mapped from the
	NTTP address space using the slave offset, the start/stop offset, and the slave address fields,
	when applicable (from the header of the request packet, Figure 11.2)." <i>Id.</i> at 318.
comprising the	The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product couples the
steps of:	plurality of processing modules (M, S) by an interconnect means (N) and enables a connection
	based communication having a set of connection properties, either literally or under the doctrine
coupling said	of equivalents.
plurality of	
processing	The Arteris NoC couples the plurality of processing modules in the Snapdragon SoC included in
modules (M, S) by	the Lenovo product by an interconnect means. A large SoC, such as the Snapdragon SoC
an interconnect	included in the Lenovo product may include multiple classes of Arteris NoC interconnect:
means (N) and	
enabling a	
connection based	
communication	
having a set of	
connection	
properties,	





(0=0 D : 01-1	
'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	The "Arteris NTTP protocol is packet-based" and the packets, which have "header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address," are "transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes":
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As a further illustration, packets in the Arteris NoC are "delivered as words that are sent along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which include "the current priority of the packet used to define preferred traffic class (or Quality of Service)" and "[f]low control":

"Integrated circuit and method of communication service mapping"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:


- Data—Data word of the width specified at design-time.
- Frm—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.


'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<i>Id.</i> at 313-314.
	As yet a further illustration, the Arteris NoC implements Quality of Service (QoS) to "provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic"; QoS, which includes guarantees of, for example, throughput and/or latency, "is achieved by exploiting the signal pressure embedded into the NTTP packet definition" where the "pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed"; and the "pressure information will be embedded in the NTTP packet at the NIU level":
	Quality of Service (QoS). The QoS is a very important feature in the interconnect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT. In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure


'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair. The Arteris NoC supports the following four different traffic classes:

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.
	 Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.
	• Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.
	 Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.



'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹				
	<i>See</i> Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf , at slide 12.				
	As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:				
	Memory NoC: Interconnect Topology – Traffic Classes				
	Classify your IP connections per class of traffic:				
	Best Effort (BE) Image system				
	Low Latency (LL) SRAM				
	High Bandwidth (HB) Main/Coherency Defer Clr square schelles and schelles and schelles are schelles are schelles and schelles are schelles are schelles and schelles are sche				
	CSI/I/O BE BE BE BE				
	DSI/I/O BE BE BE				
	FromCohNoCMem/I/O LL HB HB HB HB				
	FromMainNoC/I/0 LL HB HB HB W				
	ISP/I/O BE BE BE				
	ARTER SPD 2018, 28 March 2018				
	ARTERIO LIGO COpyright © 2016 Artens IP 13				






Case 2:22-cv-00481-JRG Document 1-28 Filed 12/19/22 Page 29 of 44 PageID #: 1320


U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
processing	For example, the Arteris NoC used by the Snapdragon SoC included in the Lenovo product has
modules (M) and	"Network Interface Units (NIU) connecting IP blocks to the network" with "[i]nterface units for
said interconnect	OCP, AMBA AHB, APB, and AXI protocols [] provided."
means (N) by at	
least one network	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-
interface (NI)	theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 311.
associated to said	
at least one first of	In the Arteris NoC, "[t]ransaction layer services are provided to the nodes at the periphery of the
said processing	NoC by special units called Network Interface Units (NIUs)."
modules,	
	Id.
	In the Arteris NoC, "[a]n NTTP transaction is typically made of request packets, traveling through
	the request network between the master and the slave NIUs, and response packets that are
	exchanged between a slave NIU and a master NIU through the response network Transactions
	are handed off to the transport layer, which is responsible for delivering packets between
	endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC
	components, packets are physically transported as cells across various interfaces, a cell being a
	basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave
	node, and one router in the request and response path."



'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	 Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.
	<i>Id.</i> at 312-313.

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
mapping the	The Arteris NoC utilized by the Snapdragon SoC included in the Lenovo product maps the
requested at least	requested at least one communication service based on said specific communication properties to
one	a connection based on a set of connection properties according to said at least one communication
communication	service identification, either literally or under the doctrine of equivalents.
service based on	
said specific	For example, in the Arteris NoC used by the Snapdragon SoC included in the Lenovo product,
communication	"[a]n NTTP transaction is typically made of request packets, traveling through the request
properties to a	network between the master and the slave NIUs, and response packets that are exchanged
connection based	between a slave NIU and a master NIU through the response network Transactions are handed
on a set of	off to the transport layer, which is responsible for delivering packets between endpoints of the
connection	NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets
properties	are physically transported as cells across various interfaces, a cell being a basic data unit being
according to said	transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router
at least one	in the request and response path."
communication	
service	
identification.	



'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As yet a further illustration, packets in the Arteris NoC are "delivered as words that are sent along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which include "the current priority of the packet used to define preferred traffic class (or Quality of Service)" and "[f]low control":

"Integrated circuit and method of communication service mapping"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:

- Data—Data word of the width specified at design-time.
- Frm—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

'052 Patent Claim	Lenovo Produ	act Including Snapdra	gon System on Chip¹
	<i>Id.</i> at 313-314.		
	organized into	1 1	nt in the Arteris NoC are "composed of cells that are carrying specific information," including "Pres," "Slave
	Field	Size	Function
	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
	MstAddr	User Defined	Master address
	SlvAddr	User Defined	Slave address
	SlvOfs	User Defined	Slave offset
	Len	User Defined	Payload length
	Tag	User Defined	Tag
	Prs	User defined (0 to 2)	Pressure
	BE	0 or 4 bits	Byte enables
	CE	1 bit	Cell error
	Data	32 bits	Packet payload
	Info	User Defined	Information about services supported by the NoC
	Err	1 bit	Error bit

Case 2:22-cv-00481-JRG Document 1-28 Filed 12/19/22 Page 37 of 44 PageID #: 1328


U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	StartOfs 2 bits Stop offset StopOfs 2 bits Stop offset WrpSize 4 bits Wrap size Rsv Variable Reserved CtlId 4 bits/3 bits Control identifier, for control packets only CtlInfo Variable Control information, for control packets only EvtId User defined Event identifier, for event packets only
	35 29 28 25 24 15 14 5 4 3 0
	Second
	FIGURE 11.2 NTTP packet structure.
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 313, 314-315.

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	As further illustration, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)." <i>Id.</i> at 318.
	As a further illustration, the Arteris NoC implements Quality of Service (QoS) to "provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic"; QoS, which includes guarantees of, for example, throughput and/or latency, "is achieved by exploiting the signal pressure embedded into the NTTP packet definition" where the "pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed"; and the "pressure information will be embedded in the NTTP packet at the NIU level":
	Quality of Service (QoS). The QoS is a very important feature in the interconnect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT. In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair. The Arteris NoC supports the following four different traffic classes:

'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	 Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.
	 Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.
	• Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.
	 Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.



'052 Patent Claim	Lenovo Product Including Snapdragon System on Chip ¹
	<i>See</i> Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf , at slide 12.
	As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:
	Memory NoC: Interconnect Topology – Traffic Classes
	Classify your IP connections per class of traffic:
	Best Effort (BE) Image system
	Low Latency (LL) SRAM
	High Bandwidth (HB) Main/Coherency
	High Bandwidth (HB) Main/Coherency Defer Clr State of the state of t
	CSI/I/O BE BE BE BE
	DSI/I/O BE BE BE
	FromCohNoCMem/I/0 LL HB HB HB HB
	FromMainNoC/I/0 LL HB HB HB V
	ISP/I/0 BE BE BE
	A DATE DISCIPLE
	ARTER ISPD 2018, 28 March 2018 Copyright © 2018 Arteris IP

